Czasopismo | PRZEGLĄD ELEKTROTECHNICZNY | Rocznik 2017 - zeszyt 1

Partial Reconfiguration Exploration Over P2IP Architecture

10.15199/48.2017.01.63

nr katalogowy: 103235
10.15199/48.2017.01.63

P2IP is a real-time image and video processing architecture featuring reconfigurable runtime capabilities, low latency and high performance. However, low energy consumption and battery life are crucial when targeting portable devices. In some applications, not all processing elements are in use representing a power leak that a Partial Reconfiguration (PR) strategy could mitigate. To assess its impact, three image processing algorithms have been deployed in a variant of this architecture implemented in an FPGA. Measurements show that use of PR leads to energy savings of up to 45%. Streszczenie. P2IP jest metoda przetwarzania obrazu i video w czasie rzeczywistym z dobra˛ jakos´cia˛ i małym opóz´nieniem. W celu zmniejszenia poboru mocy opracowano strategie˛ Partial Reconfiuguration PR oraz opracowano architekture˛ wykorzystuja˛c FPGA. Wykorzystanie strategii Partial Reconfiguration w architekturze P2IP() Keywords: Low-power consumption, FPGA, Partial Reconfiguration, Embedded real-time video processing system Słowa kluczowe: przetwarzanie obrazu, FPGA, Partial Reconfiguration Introduction The Programmable Pipeline Image Processor (P2IP) is a systolic Coarse-Grained Reconfigurable Architecture (CGRA) for real-time video processing. It features low-latency systolic array inherent structures, runtime reconfigurable data-path, high-performance CG operators and short compilation times of software applications. Its data path, operating at the pixel clock frequency, can deliver, after the initial latency of a 3-line pipeline, one processed pixel per clock cycle [1, 2, 3]. The architecture processing core consists of identical Processing Elements (PEs). Each PE contains an optimized set of essential image processing operators (see Figure 1) that can be parameterized in run time by software, using virtual reconfiguration. The number and content of PEs is defined before synthesis. Thus, although available and contributing to the overall power c[...]

Bibliografia

[1] P. Possa, S. Mahmoudi, N. Harb, C. Valderrama and P. Manneback, “A multi-resolution FPGA-based architecture for realtime edge and corner detection", IEEE Transactions on Computers, 63(10), pp. 2376-2388, 2014.
[2] P. Possa, N. Harb, E. Dokladalova and C. Sakuyama, “P2IP: A novel low-latency Programmable Pipeline Image Processor", Microprocessors and Microsystems, 39(7), pp. 529-540, 2015.
[3] P. Possa, “Reconfigurable low-latency architecture for realtime image and video processing", UMONS, Jun 2013.
[4] N. Nayak, “Accelerated Computation using Runtime Partial Reconfiguration", University of Stuttgart, Nov 2013.
[5] S. Liu, R. Pittman and A. Forin, “Energy Reduction with Run- Time Partial Reconfiguration", Microsoft Research, 2009.
[6] S. Liu, R. Pittman and A. Forin, “Minimizing Partial Reconfiguration Overhead with Fully Streaming DMA Engines and Intelligent ICAP Controller", Microsoft Research, 2009.
[7] T. Becker, W. Luk and P. Cheung, “Energy-aware optimization for run-time reconfiguration, 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)", pp. 55-62, 2010.
[8] A. Ahmad, A. Amira, P. Nicholl and B. Krill, “Dynamic Partial Reconfiguration of 2-D HaarWavelet Transform (HWT) for face recognition systems, IEEE 15th International Symposium on Consumer Electronics", pp. 9-13, 2011.
[9] A. Ihsen, “Design of Self-Tuning Reliable Embedded Systems and its Application in Railway Transportation Systems", Université de Valenciennes, Apr 2016.
[10] J. Dondo, J. Barba, F. Rincón, F. Moya and J. López, “Dynamic objects: Supporting fast and easy run-time reconfiguration in FPGAs", Journal of Systems Architecture, 65(5), pp. 1484-1493, 2016.
[11] Xilinx, “Vivado Design Suite Tutorial - Partial Reconfiguration", UG947, 2015. PRZEGLA˛D ELEKTROTECHNICZNY, ISSN 0033-2097, R. 93 NR 1/2017 261
[12] M. Kadi, P. Rudolph, D. Gohringer and M. Hubner, “Dynamic and partial reconfiguration of Zynq 7000 under Linux", 2013 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2013, pp. 1-5, 2013.
[13] B. Blodget, C. Bobda, M. Hubner and A. Niyonkuru, “Partial and Dynamically Reconfiguration of Xilinx Virtex-II FPGAs", Field Programmable Logic and Application: 14th International Conference, FPL 2004 Proceedings, pp. 801-810, 2004.
[14] Xilinx, “ZC702 Evaluation Board for the Zynq-7000 XC7Z020 All Programmable SoC User Guide", UG850, 2015.
[15] E. Srikanth, “Zynq-7000 AP SoC Low Power Techniques part 3 - Measuring ZC702 Power with a Standalone Application Tech Tip", 2014.
[16] Texas Instruments, “USB Interface Adapter Evaluation Module User’s Guide", 2006.
[17] J. Nunez-Yanez, M. Hosseinabady and A. Beldachi, “Energy Optimization in Commercial FPGAs with Voltage, Frequency and Logic Scaling", IEEE Transactions on Computers, 59(1), pp. 1-15, 2013.
[18] Xilinx, “Partial Reconfiguration of a Hardware Accelerator on Zynq-7000 All Programmable SoC Devices", 2013.

Jeśli masz wykupiony/przyznany dostęp - zaloguj się. Skorzystaj z naszych propozycji zakupu!

Publikacja


e-Publikacja (format pdf) - nr 103235 "Partial Reconfiguration E..." licencja: Osobista Produkt cyfrowy	10.00 zł

Zeszyt


PRZEGLĄD ELEKTROTECHNICZNY - e-zeszyt (pdf) 2017-1 licencja: Osobista Produkt cyfrowy	55.00 zł
PRZEGLĄD ELEKTROTECHNICZNY - e-zeszyt (pdf) 2017-10 licencja: Osobista Produkt cyfrowy	55.00 zł
PRZEGLĄD ELEKTROTECHNICZNY - e-zeszyt (pdf) 2017-11 licencja: Osobista Produkt cyfrowy	55.00 zł
PRZEGLĄD ELEKTROTECHNICZNY - e-zeszyt (pdf) 2017-12 licencja: Osobista Produkt cyfrowy	55.00 zł

Prenumerata

PRZEGLĄD ELEKTROTECHNICZNY - prenumerata cyfrowa
licencja: Osobista

Produkt cyfrowy
Nowość

762.00 zł

PRZEGLĄD ELEKTROTECHNICZNY - PAKIET prenumerata PLUS
licencja: Osobista

Szczegóły pakietu

Nazwa
PRZEGLĄD ELEKTROTECHNICZNY - PAKIET prenumerata PLUS (Prenumerata papierowa + dostęp do portalu sigma-not.pl + e-prenumerata)	1002.00 zł brutto 927.78 zł netto 74.22 zł VAT (stawka VAT 8%)

1002.00 zł

PRZEGLĄD ELEKTROTECHNICZNY - papierowa prenumerata roczna + wysyłka
licencja: Osobista

Szczegóły pakietu

Nazwa
PRZEGLĄD ELEKTROTECHNICZNY - papierowa prenumerata roczna	960.00 zł brutto 888.89 zł netto 71.11 zł VAT (stawka VAT 8%)
PRZEGLĄD ELEKTROTECHNICZNY - pakowanie i wysyłka	42.00 zł brutto 34.15 zł netto 7.85 zł VAT (stawka VAT 23%)

1002.00 zł

Zeszyt

2017-1

Twój Koszyk

Publikacja

Zeszyt

Prenumerata

Zeszyt

Czasopisma